← Virtual labs

Semiconductor · Postgraduate · Computer architecture

Pipelined CPU.

A real 5-stage in-order RISC pipeline — Fetch, Decode, Execute, Memory, Write-back — with operand forwarding, load-use stalls and predict-not-taken branch flushes. The program sums an array in a loop; step the cycles and watch each instruction advance one stage per clock, where hazards force bubbles, and how that drives cycles-per-instruction.